Analog IC Layout Engineer

Chipright • ireland, ireland, Ireland • Posted June 03, 2026

Location ireland, ireland
Job Type Part Time
Category Engineers
Posted June 03, 2026
Senior Analog IC Layout Engineer
  • Experienced analog IC layout,
  • Coarse geometry, 0.35um CMOS
  • Experience in Cadence tools , ASSURA DRC LVS , PVS DRC LVS, and QRC
  • Experience in Mentor Calibre Tools DRC LVS and Parasitic Extraction
  • Interested in this role?

    Click the button below to start your application.

    Apply Now