ASIC Design Engineering Technical Leader

Cisco • Caesarea, Israel, Israel • Posted June 01, 2026

Location Caesarea, Israel
Job Type Full-time
Category other-general
Posted June 01, 2026
**Meet the Team**
Join the Cisco Silicon One Front-End Design team, at the core of Cisco’s silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation.
We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what’s possible.
Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco’s future routing portfolio and shaping the Internet for decades to come.

**Your Impact**

+ Write and review micro-architecture specifications
+ Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements
+ Contribute to full chip integration, timing methodology, and analysis
+ Collaborate with verification engineers to resolve bugs and achieve coverage closure
+ Work with the physical design team ...

Interested in this role?

Click the button below to start your application.

Apply Now