Asic Timing And Methodology Engineer

Qualcomm • tijuana, baja california, Mexico • Posted June 08, 2026

Location tijuana, baja california
Job Type Full-time
Category Other-General
Posted June 08, 2026

CompanyQUALCOMM SEMICONDUCTORES Y SISTEMAS AVANZADOS DE BAJA CALIFORNIAJob AreaEngineering Group, Engineering Group > ASICS EngineeringGeneral SummaryAs a Timing Engineer, you will play a vital role in Timing analysis targeting the Mobile, Compute, Automotive and IOT marketsResponsibilitiesThe candidate will work with best-in-class methodologies, tools and technology to design innovative SOC products at the block/IP-level and at system-level in 5nm, 4nm and beyond (process technologies).
You will be working with physical design team (and other teams) on timing closure, CAD teams, IP teams and Design Technology Teams for flow scripts/tools development and validation.Responsible for Spice simulations (Hspice/Finesim/AFS/Spectre/Infinisim) for PVT corners validation and STA vs spice correlation.
Timing package validation across advanced process technologies using PT/PT-SI and Tempus.You will facilitate and drive STA methodology for Qualcomm using PT-SI, Tempus and best in class...

Interested in this role?

Click the button below to start your application.

Apply Now