Principal Engineer, Design Technology Co-optimization

Intel • Phoenix, AZ, United States • Posted May 28, 2026

Location Phoenix, AZ
Job Type Full-time
Category other-general
Posted May 28, 2026
**Job Details:**

**Job Description:**

Organization Description

Advanced Design & Foundational IP (ADFIP) is part of Design Technology Platform (DTP) under Foundry Technology Development. ADFIP's core focus is design-technology co-optimization (DTCO), system-design co-optimization (STCO) and foundational IP development to support Intel technology development, internal client/server/NEX products and external tie0/tie1 customers. The organization develops logic libraries, memories, high-speed I/Os, analog and mixed signal IPs, RF/mmWave circuits and 3D IC, and conducts comprehensive Si validation on process and package development test vehicles and FIP characterization vehicles. Advanced power, performance and area (PPA) analysis is conducted across domains to guide silicon and packaging technology definition to maximize technology PPA entitlement and minimize process risks and cost.

Job Role & Responsibility Description
As a logic library vertical l...

Interested in this role?

Click the button below to start your application.

Apply Now