Sr Principal DDR Verification Engineer

Cadence • bengaluru, karnataka, India • Posted June 02, 2026

Location bengaluru, karnataka
Job Type Full-time
Category Other-General
Posted June 02, 2026
  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
  • 12+ years of Design Verification experience with SV/UVM
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • Design Verification experience verifying complex designs and leading projects from concept to verification closure.
  • Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
  • Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.

Interested in this role?

Click the button below to start your application.

Apply Now