Wireless RFIC Analog Circuit Design Engineer (PLL/XO)

MediaTek • Hsinchu City, Taiwan Province, Taiwan • Posted June 15, 2026

Location Hsinchu City, Taiwan Province
Job Type Full-time
Category Engineers
Posted June 15, 2026
Job Description1. Wireless RFIC analog circuit design.
2. Frequency synthesizer, phase-locked loop, voltage-controlled oscillator, crystal oscillator design, frequency divider, etc.

#LI-DC3Requirement1. MS or above with major in EE or Telecommunication Engineering related field.
2. Familiar with operation principles of RF frequency synthesizer and phase-locked loop.
3. Excellent working attitude and good interpersonal and communication skills.

Interested in this role?

Click the button below to start your application.

Apply Now